Although the VSCs are superior to the CSCs in some characteristics, the VSCs have a drawback in their current control capability during short-circuit fault within the dc circuit [4] , [5] . In that case, ac circuit breakers are opened to remove the whole HVDC system from the grid [6] . This method has already been demonstrated in a commercial system [7] . However, the method forces the VSCs to take certain amount of time before restarting it and resuming power transmission. Moreover, the converter has to withstand the fault current until the ac breakers clear the fault.
In order to recover from the dc faults in the VSC HVDC systems without opening ac breakers, various dc circuit breakers have been studied [4] , [5] . The dc circuit breakers can be grouped in mechanical and solid-state solutions. The mechanical dc circuit breakers consist of a conventional ac circuit breaker supplemented with a parallel resonant circuit [8] [9] [10] . The time to current interruption is typically 30-100 ms, which is too long for protecting low-impedance dc networks. The fault current will rapidly rise, and the VSCs cannot take full fault current for such long time. The mechanical dc circuit breaker might be adequate with CSCs, but they are not ideally suitable for VSC networks [11] , [12] . Solid-state circuit breakers are a promising option in operation speed in a system rated at several hundred kilovolts [12] [13] [14] [15] .
If the dc breaker immediately interrupts the fault current, the VSCs can continue their operation and restart power transmission just after clearing the fault. If the HVDC system has a multiterminal dc network, the dc breaker can remove only the fault section. However, there are some problems in surge voltage across the breaker arising from current interruption and large energy absorption at the current interrupting device.
The authors propose a circuit topology for the solid-state dc circuit breaker rated at several hundred kilovolts. It is then applied to a VSC HVDC system to continue converter's operation during the fault and to restart power transmission quickly [16] . The blocking voltage of the breaker is increased by connecting many valve devices in series, together with snubber circuits to maintain voltage balancing among the devices. A freewheeling diode is applied to bypass the fault current. The diode suppresses the surge voltage arising from current interruption, resulting in the reduction of series-connected devices and conduction loss. The proposed dc breaker can rapidly remove dc faults in the VSC HVDC system without operating ac breakers. Moreover, it can realize continuous operation of the VSCs to maintain ac voltages by supplying reactive power even during the dc faults. A downscaled HVDC system rated at 10 kW in power and 360 V in dc voltage is built; then, a series of tests is executed to verify the operating performance of the proposed system.
II. DC FAULT AND ITS CLEARING METHODS IN VSC HVDC SYSTEMS
Most of the VSC-based HVDC (VSC HVDC) systems consist of two-level converters, three-level neutral-point clamped (NPC) converters [17] , or MMCs with half-bridge inverter cells [6] . All of the existing systems have a drawback that the converters lose their current control capability when a shortcircuit fault occurs within the dc circuit [4] , [5] . The VSCs have small impedance in the dc side because their dc capacitor is parallel to the dc transmission line. When a line-to-ground or line-to-line fault occurs in the dc transmission line, VSC's dc capacitor is discharged by way of the fault point. Then, the fault current rapidly increases. Gate block operation of the VSC does not interrupt the fault current because the current flows through the VSC's reverse conducting diodes during the fault. As a result, its ac current increases, and the fault affects the ac side. MMCs with half-bridge inverter cells cannot also interrupt the dc fault current flowing through its reverse conducting diodes.
Three dc-fault-clearing methods have been considered for VSC HVDC systems [4] , [18] . Each method utilizes ac circuit breakers, dc circuit breakers, or an MMC with full-bridge inverter cells.
The most commonly applied method is opening ac circuit breakers to remove the whole HVDC system from the healthy ac grid [6] . This method has already been demonstrated in the Caprivi Link HVDC in Namibia [7] . The system detects and clears the dc fault in 75 ms and resumes power transmission after 700 ms. The converter has to withstand the fault current until the ac breakers clear the fault. Moreover, all of the ac circuit breakers have to be opened in a system which shares dc transmission line among multiple converters (multiterminal dc transmission). Therefore, a dc line fault causes the temporary halt of the whole HVDC system. Fault clearing by dc circuit breakers has been considered for a long time. If the dc breaker can clear the fault before discharging dc capacitors, the VSCs can continue their operation and resume power transmission just after the fault clearing. Fast opening dc circuit breakers are necessary to realize this method, and several configurations have been considered [5] , [12] . The turn-off speed should be less than several milliseconds when the dc line voltage is several hundred kilovolts. Therefore, it is hard to realize the operation using the conventional mechanical circuit breakers. Solid-state dc circuit breakers have been considered to realize fast opening operation because it does not have moving parts and arc discharge. Hybrid dc circuit breakers which combine a fast mechanical switch and semiconductor switches have been also studied [19] , [20] to satisfy both fast opening operation and low conduction loss. A hybrid dc circuit breaker interrupting dc 1.5 kV/4 kA in 300 μs has been realized [21] . Another hybrid dc circuit breaker consists of a number of IGBT modules connected in series using RCD snubber circuits to realize interruption of dc 320 kV/2.6 kA in 2 ms [13] for HVDC applications.
MMCs with full-bridge inverter cells can realize fault clearing by the VSC itself [22] , [23] . The system does not need fast fault detection because it can suppress the increase of the fault current. However, the number of power devices is double compared to the MMCs with half-bridge inverter cells, and it causes the increase of the power loss. Fig. 1 shows a typical circuit configuration of a solid-state dc circuit breaker [12] . A voltage source V dc supplies dc power to a resistive load by way of inductance L dc . L dc is the overall inductance in the dc circuit consisting of the dc circuit breaker, the dc line, and the load. A semiconductor valve device Q is inserted between the source and the load, and a varistor 1 R v is connected in parallel with it. Q remains at ON-state during normal condition, and the current i L flows from the source to the load. Q is turned off when a short-circuit fault is detected in the load side. Then, the fault current i L commutates to the varistor R v . Surge voltage across Q is suppressed to the clamping voltage of the varistor R v . The clamping voltage is larger than V dc , and it is assumed as V dc + V margin . Then, reverse voltage is applied to L dc , and the fault current decreases.
III. DC CIRCUIT BREAKERS AND THEIR ABSORBING ENERGY

A. DC Circuit Breaker Paralleling a Nonlinear Resistor
It is assumed that the impedance of the fault point is negligibly small. When Q turns off at time t = 0, V margin is applied to L dc . Then, the inductor current i L flowing through L dc is shown as a function of time t as follows:
where I 0 is the amplitude of the fault current at t = 0. The time to turn off the fault current T open is derived by substituting i L = 0 to (1) as follows:
Therefore, T open is inversely proportional to V margin . The energy absorbed in R v during T open is calculated as follows:
where i R is the current flowing to (1) and T open in (2) are substituted to (3) . Then, the energy absorbed in R v is given by
V margin is usually much smaller than V dc in high-power applications in order to reduce the blocking voltage of Q. In such case, the term in the parenthesis of (4) becomes much greater than 1, and W R is much greater than the stored energy in L dc at t = 0, which is L dc I 2 0 /2. Therefore, the suppression of the voltage across Q increases the energy absorption in the varistor. In normal condition, Q remains at ON-state and leads the load current i L . When Q turns off at t = 0 after detecting a fault, the fault current i L commutates to D. Hence, the current flowing through V dc immediately decreases to zero. The inductance L dc is demagnetized by R v , and the fault current i L gradually decreases. When the clamping voltage of R v is expressed in V v , the surge voltage across Q is V dc + V v , where V dc is the voltage of the dc source and V v is the clamping voltage of R v .
B. DC Circuit Breaker With a Freewheeling Diode
Because V dc does not supply any power after turning off Q, the energy absorbed in the dc breaker at the turn-off operation is equal to the energy stored in L dc by the current I 0 . Therefore, the energy absorbed in R v is given by
Since W R in (5) is smaller than W R in (4), the rating and volume of R v can be reduced by applying the freewheeling diode. Because W R is not the function of the clamping voltage V v , the surge voltage across Q can be also suppressed by choosing a low value for V v without increasing W R .
Since the dc circuit breaker with the freewheeling diode has the aforementioned advantages, the following sections consider to apply it to VSC HVDC systems.
IV. VSC HVDC SYSTEMS BEING CAPABLE OF CLEARING DC LINE FAULTS
A. System Configuration Fig. 3 shows the proposed VSC HVDC systems being capable of clearing dc line faults. VSCs are usually selected from a two-level converter, an NPC converter, and an MMC. Fig. 3(a) shows a unipolar configuration. The dc breakers A and B are modified based on the circuit topology shown in Fig. 2 , and they are inserted between the converter and a dc transmission line to clear the dc line faults. The valve device Q consists of IGBTs and reverse conducting diodes to enable bidirectional power flow. Fig. 3(b) shows a bipolar configuration, where each pole can independently clear the dc line faults.
In order to realize high blocking voltage, Q and the freewheeling diode D consist of many devices connected in series using snubber circuits as well as the HVDC breaker in [13] . Q and D have resistors R Q and R D in parallel to maintain voltage balancing of the series-connected devices in steady states. In addition, Q has snubber capacitors C Q to maintain voltage balancing during turn-off transients by realizing zerovoltage switching of Q [25] . A semiconductor device which has self-power supply and built-in sensor functions has been developed for circuit breakers [24] . Applying the device will simplify the system configuration. A mechanical switch S D is connected to D in parallel to keep the line voltage to ground voltage while the breaker opens. While the HVDC breaker [13] connects varistors in parallel with the opening switches Q, the proposed system has a varistor R v across the dc line in series with the diodes D. As a result, it realizes the reduction of the surge voltage accompanying the current clearing.
B. Current Turn-Off (Breaker's Opening) Operation
A current turn-off operation of the proposed dc circuit breaker is described when power flows from converter A in rectifier operation to converter B in inverter operation. Since the system configuration shown in Fig. 3 is symmetrical, the breakers behave in the same sequence also in the opposite power flow. Fig. 4 depicts a transition of the current route in dc breaker A which is located in the sending end. Fig. 4(a) shows a regular current route before a fault. In this case, Q remains at ONstate and flows load current. Fig. 4(b) shows a current route right after the short-circuit fault in the dc line. Then, the dc capacitor discharges by way of the fault point, and the current rapidly increases. When the current increase is detected, Q is immediately turned off. The fault current commutates to the snubber capacitors C Q ; then, the state changes to that shown in Fig. 4(c) . Each valve device in Q turns off with zero-voltage switching because of C Q . Moreover, the voltages across the devices are almost equally balanced even if there is a small difference among their turn-off time. When C Q is charged enough, the freewheeling diode D turns on. In the state shown in Fig. 4(d) , the line inductance is demagnetized by R v ; then, the fault current turns off in a certain period of time. Fig. 5 depicts a transition of the current route in dc breaker B which is located in the receiving end. Fig. 5(a) shows a regular current route before a fault. In this case, the current flows by way of Q's reverse conducting diodes. Although no forward current flows in Q in this state, the transistors' gate signal is kept at ON-state in case of power reversal. Fig. 5(b) shows a current route right after the short-circuit fault in the dc line. Because a part of the dc current flows to the fault point, the inductor current decreases. When the current decrease is detected, Q's gate signal is turned off. Since no forward current flows in Q, no transition happens at this time. When the inductor current reaches zero, Q's reverse conducting diodes turn off, and the state changes to that shown in Fig. 5(c) . Then, the current charges the snubber capacitors C Q . When C Q is charged enough, the freewheeling diode D turns on. In the state shown in Fig. 5(d) , the fault current is turned off by the varistor R v in a certain period of time.
C. Insulation Recovery and Turn-On (Breaker's Reclosing) Operation
After turning off the fault current, the transmission line is maintained to low voltage for certain amount of deionization time in order to recover insulation. A switch S D is connected in parallel with D, and it is turned on after the fault detection. S D may consist of a mechanical switch with low current rating because the fault current does not flow S D but does flow D. S D bypasses the current flowing from R Q to the grounding line after turning off the fault current. Then, the dc line voltage is maintained to the clamping voltage of R v , which is much lower than the nominal dc line voltage.
When S D is turned off, the dc line starts to be charged by way of R Q . The voltage increases to the level decided by the ratio of R Q and R D . The dc line can be charged to the nominal dc line voltage by setting R Q R D . Then, the dc breaker recloses by turning on Q with zero-voltage switching.
If the dc line fault still continues, the current flows into the fault point after turning off S D . Then, the dc line voltage will [26] not increase. Hence, the reclosing process can be suspended by monitoring the line voltage after turning off S D .
D. Conceptual Design Example
In order to give a rough idea about the proposed dc circuit breaker, the breaker is designed for an HVDC system rated at 300 MVA in power and 250 kV in dc voltage. The specifications of a 4.5-kV integrated gate-commutated thyristor (IGCT; ABB 5SHY 35L4512 [26] ) shown in Table I are employed for this design.
When the applied voltage of an IGCT V Q is set to 2.8 kV to satisfy 100 FIT failure rate, 90 devices should be connected in series for blocking dc 250 kV. The IGCT's ON-state voltage is 1.24 V at rated dc current of 1.2 kA (= 300 MVA/250 kV). Therefore, the total conduction loss P loss is
which is 0.045% of the rated power of 300 MVA. The loss of the breakers is smaller than that of converters, which is usually around 1%-2% of the rated power. However, the heat dissipated at the breaker is still a large value. Therefore, some cooling equipment will be necessary to dissipate the heat. The inductance of the dc circuit breaker L cb is assumed to be 25 mH to limit the maximum rise of the fault current less than 10 kA/ms. Considering time delays of 39 μs for fault detection and 11 μs for IGCTs' turn-off delay, the total delay time T delay is assumed to be 50 μs. It is assumed that the fault occurs at the point close to the dc breaker, which is the most severe condition in terms of fault current increase. The increase of the inductor current ΔI dc during the delay time is given by
When the overcurrent protection level is set at 1.8 kA, which is 150% of the rated current, the turn-off rating required to the breaker is 2.3 kA by adding ΔI dc . The difference of IGCTs' turn-off delay time influences voltage balancing of the devices. The difference is reported as approximately less than 0.3 μs [27] . Considering the difference of gate drive circuits, the total difference in turn-off time is assumed to be 0.5 μs. The charging time of the snubber capacitors T charge is designed to be 5 μs, which is larger than the difference in turn-off time by a factor of 10. Therefore, the snubber capacitance C Q to meet the condition is given by 
The energy absorbed in the varistor W R is obtained from (5) as follows:
When the fault occurs in the distance from the dc breaker, the inductive energy stored in the dc transmission line should also be considered. Assuming a fault in a distance of 200 km through a dc transmission line whose inductance is 1.41 mH/km, the total inductance including return path L line is 564 mH (refer to the Appendix). Since the overall inductance in the dc circuit is 
The capacity of the varistor W R should be designed based on the farthest dc fault where the energy absorbed in the varistor is maximum.
V. EXPERIMENTAL RESULTS Fig. 6 shows the circuit configuration of the experimental setup. The photograph of the setup is shown in Fig. 7 . The circuit and control parameters of the experimental setup are shown in Table III . Converters A and B consist of a three-phase twolevel converter using a 6-in-1 IGBT module rated at 600 V and 75 A, and their ac terminals are connected to a three-phase ac 200-V source. Although both of the converters are usually connected to the source by way of a transformer in an actual system, the experimental setup omits the transformer of converter B to simplify the setup. A semiconductor switch S fault is connected across the dc transmission line to simulate short-circuit faults. A dc breaker is inserted between the transmission line and the converter. The dc breaker has two IGBTs Q A1 and Q A2 which are rated at 600 V (HGTP12N60A4D), and they are connected in series. Zener diodes R ZD whose breakdown voltage is 9.1 V are applied as surge-absorbing device instead of varistors because the system voltage is low in the experiment. An electromagnetic mechanical relay is applied to the switch S D .
The controller for converters A and B consists of a digital signal processor (Texas Instruments TMS320C6713), a fieldprogrammable gate array (FPGA; Xilinx Spartan-3), and AD converters (Analog Devices AD7266). The controller for dc breakers A and B consists of an FPGA (Xilinx Spartan-3) and an analog detection circuit by a current transducer and operational amplifiers.
The converter in rectifier mode was operated to control its active power flow, and the converter in inverter mode was operated to control the dc line voltage in the experiment. In general, the operation of the dc circuit breakers is not influenced by replacing the control method with each other between the inverter and the rectifier. Each dc breaker is independently controlled, and there is no communication link between the breakers and the converters.
A. Fundamental Operation of the DC Breakers
The experiments in this section are carried out without line impedance (L line = 0 and C line = 0) in order to verify the fundamental characteristics of the dc breaker. A short-circuit fault occurred in the dc line during 9-kW transfer from converter A to converter B. Fig. 8 shows the waveforms of the dc line voltage v line ; current in the fault point i fault ; voltages across the dc breakers' IGBT v QA1 , v QA2 , v QB1 , and v QB2 ; and dc inductor currents i dcA and i dcB . Fig. 9 shows the same waveforms being expanded around t = 0. When converter A sends 9-kW power, S fault was closed at t = 0 to simulate a short-circuit fault. Then, v line dropped to 0 V. At the same time, dc capacitor voltages v dcA and v dcB were applied to the dc inductors L cb , resulting in the increase of i dcA and decrease of i dcB . The fault was detected by the immediate increase/decrease of i dcA and i dcB , and then, the gate signals of Q A1 , Q A2 , Q B1 , and Q B2 were turned off. The gate signals of Q A2 and Q B2 were intentionally delayed by 0.5 μs to simulate the variation in the turn-off time of the devices. The difference between v QA1 and v QA2 right after the turn-off was 29 V (8.1% of the dc voltage), and the voltages of the devices are balanced well. No voltage imbalance was observed between v QB1 and v QB2 because Q B1 and Q B2 flow the current via their reverse conducting diode and the variation of their gate signals did not affect their operation. It took 15 μs from the beginning of the fault to the IGBTs' turn-off operation, and the dc current increased by 20% during the period. The fault current was commutated to the freewheeling diode at t = 15 μs. Then, i dcA and i dcB decreased and reached zero after 2.5 ms. S fault was turned off when its current reached zero in order to simulate fault clearing. S D was turned on at t = 4.5 ms and kept the line voltage to almost zero during its deionization time. It was 300 ms in the experiment. Then, S D was turned off, and the dc line was recharged by way of R Q . Power transfer was resumed at t = 400 ms by turning on Q A1 , Q A2 , Q B1 , and Q B2 .
The energy absorbed in the breaker was roughly calculated from i fault in Fig. 9 . The total charge flowing through the interrupting circuit during the current turn-off was 0.030 C 2 ) according to (5) , and it agrees with the experimental result.
B. Operation in the DC Transmission System
A transmission line was modeled by T-networks and connected to the system as shown in Fig. 6 in order to verify the proposed dc transmission system. One T-network is equivalent to 84-km overhead transmission line (refer to the Appendix), and the two networks were connected in series to simulate a 168-km line in total. Fault point was located at the middle of the dc line. The capacitance of the dc line increases, and it can enlarge its charging time when the breaker closes again. Hence, R Q was decreased to 2.0 kΩ to finish the charging within 100 ms.
Converter A operated as a rectifier, and its reference values were 9 kW for active power and 4 kvar for reactive power. Converter B operated as an inverter and maintained its dc voltage at 360 V. Its reactive power was set to −4 kvar. Fig. 10 shows the experimental waveforms of the dc breakers in the system with the transmission line model. Fig. 11 shows the waveforms expanded around t = 0. A small oscillation was observed in the fault current i fault during turn-off. However, neither overvoltage nor overcurrent was observed, and all device voltages v QA1 , v QA2 , v QB1 , and v QB2 were properly balanced. It took 25 ms to turn off the fault current because the surge energy for demagnetizing the line inductance increased owing to the transmission line.
The energy absorbed in the breaker was roughly calculated from i fault in Fig. 11 . The total charge flowing through the 2 ) according to (5) , and it almost agrees with the experimental result. Fig. 12 shows the waveforms of converter A's ac voltage v SA , ac current i SA , active power p A , reactive power q A , and dc capacitor voltage v dcA . v dcA increased after the breaker opened around t = 0. When it exceeded 380 V, which is the upper limit of the dc voltage, converter A switched its operation to regulate the dc voltage. Then, p A decreased to zero. When the breaker closed again at t = 400 ms, the dc voltage decreased less than 380 V. Then, converter A resumed the 9-kW power transfer. On the other hand, q A was maintained at 4 kvar even during the fault. Because the dc breakers can immediately clear the dc faults, the converter can continue supplying reactive power. semiconductor devices in series with snubber circuits. It can also reduce the surge voltage accompanying the current clearing by using a freewheeling diode to bypass the fault current. Theoretical analysis showed the reduction of the absorbed energy in the varistor compared to the conventional circuit without the freewheeling diode. A downscaled VSC HVDC system rated at 10 kVA in power and 360 V in dc voltage was built. The following performances were verified by the experiment: 1) dc fault clearing and rapid restoration of power transmission; 2) equal voltage balancing among series-connected devices; and 3) reactive power supply during the dc fault. The proposed circuit is applicable to not only two-level and three-level converters but also MMCs which are recently put to practical use. Moreover, it is effective in multiterminal dc transmission systems or HVDC grids because it can remove only the fault section. (μF/km) = 8.14 nF/km.
These impedances are converted for the downscaled model rated at 360 V and 28 A as follows: 
Both positive line and ground line can be modeled by a T-network as shown in Fig. 14 . In that case, the impedances are given by
Therefore, the parameters are calculated as L line = 14.6 mH and C line = 5.5 μF for the 84-km overhead transmission line.The experiment was carried out with the parameters L line = 14.4 mH and C line = 5.6 μF due to available parts.
